



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/886,081	06/18/2001	Igor Anatoly Gorin	033116-002	5913		
23910	7590 10/25/2004		EXAMI	EXAMINER		
FLIESLER MEYER, LLP FOUR EMBARCADERO CENTER			STEVENS, THOMAS H			
SUITE 400	KCADEKO CENTEK	ART UNIT	PAPER NUMBER			
SAN FRANCISCO, CA 94111			2123	6		
			DATE MAILED: 10/25/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.



		į.						
		Application No.		Applicant(s)				
		09/886,08	1	GORIN ET AL.	(9			
	Office Action Summary	Examiner		Art Unit				
		Thomas H.		2123				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a representation of the provision of	I. 1.136(a). In no eve eply within the statu d will apply and wil ute, cause the appli	nt, however, may a reply be tin tory minimum of thirty (30) day expire SIX (6) MONTHS from cation to become ABANDONE	nely filed s will be considered timely. the mailing date of this comm D (35 U.S.C. § 133).	unication.			
Status								
1)⊠	Responsive to communication(s) filed on 18	June 2001.						
2a)□	This action is FINAL . 2b) This action is non-final.							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)□ 6)⊠ 7)□ 8)□	Claim(s) are subject to restriction and/or election requirement.							
Applicat	ion Papers							
10)⊠	The specification is objected to by the Examination The drawing(s) filed on <u>18 June 2001</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the	a)⊠ accepte ne drawing(s) b ection is require	e held in abeyance. Seed if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR				
Priority (under 35 U.S.C. § 119		•					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
2) Notice 3) Infor	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 er No(s)/Mail Date 3/7/02	98)	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:		52)			

Art Unit: 2123

DETAILED ACTION

1. Claims 1-23 were reviewed.

Priority

2. Applicant's claim for domestic priority under 35 U.S.C. 119(e) is acknowledged.

Claim Interpretation

3. Office personnel are to give claims their "broadest reasonable interpretation" in light of the supporting disclosure. *In re Morris*, 127 F.3d 1048, 1054-55, 44 USPQ2d 1023, 1027-28 (Fed. Cir. 1997). Limitations appearing in the specification but not recited in the claim are not read into the claim. *In re Prater*, 415 F.2d 1393, 1404-05, 162 USPQ 541, 550-551(CCPA 1969). See *also *In re Zletz*, 893 F.2d 319, 321-22, 13 USPQ2d 1320, 1322(Fed. Cir. 1989) ("During patent examination the pending claims must be interpreted as broadly as their terms reasonably allow") The reason is simply that during patent prosecution when claims can be amended, ambiguities should be recognized, scope and breadth of language explored, and clarification imposed An essential purpose of patent examination is to fashion claims that are precise, clear, correct, and unambiguous. Only in this way can uncertainties of claim scope be removed, as much as possible, during the administrative process. The examiner presumes obvious design choice i.e., mercury switches, wet relay and capacitors within this genre of electrostatic discharge design.

Art Unit: 2123

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.

5. Regarding claims 1, 7-8, the word "adapted" renders the claim indefinite because it is unclear whether the limitations following the phrase are part of the claimed invention. See MPEP § 2173.05(d).

Claim Rejections - 35 USC § 103

- 6. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

⁽a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2123

8. Claims 1-5, 7-23 are rejected under 35 U.S.C. 103 (a) as unpatentable by the Electronic Industries Association (EIA) JESD22-C101 Test Method (1995), in view of Nakaie et al., (U.S. Patent 5,740,007 (1998)). The EIA standard teaches procedures for field-induced charged device model test method for electrostatic discharge to withstand thresholds of microelectronic components; but doesn't teach an example. Nakaie et al teaches simulation of a charged device model (CDM), which simulates rapid discharges of electricity to check for static-electricity-induced or other damage to integrated circuits (column 1, lines 1-4). At the time the invention, it would have been obvious to one of ordinary skill in the art to use Nakaie et al. to modify (EIA) to apply the standard to actual practice.

Claim 1. In a CDM simulator for providing a rapid discharge of an electrical current transient to test an electrical device under test, a test circuit comprising (EIA: pg. 1, section 5 with figure 1): an electrically conductive material having a dielectric layer coextensively disposed thereon, said layer being adapted to receive said device when said device is under test (EIA: pg. 1, section 5 with figure 1); a charge capacitor (Nakaie: column 1, lines 38-40); a normally open discharge switch (Nakaie: column 1, lines 46-50) electrically coupled in series between said electrically conductive material and said charge capacitor (Nakaie: column 1, lines 38-40) defining a first node between said charge capacitor and said discharge switch, said first node being adapted to have a power source resistively connected thereto to store a charge on said charge capacitor; and a resistor adapted to be electrically connected in series between (Nakaie:

Art Unit: 2123

column 1, lines 38-40) said charge capacitor and said device when said device is under test defining a second node between said resistor and said charge capacitor, said second node being normally grounded (Nakaie: column 1, lines 58-65), whereby closing of said discharge switch subsequent to said charge being stored on said charge capacitor causes said current transient to be discharged through said device under test.

Claim 2. A test circuit as set forth in Claim 1(EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65) wherein said discharge switch is a wet relay switch.

Claim 3. A test circuit as set forth in Claim 1 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65) wherein said discharge switch is a mercury switch (Nakaie: column 2, lines 9-11).

Claim 4. A test circuit as set forth in Claim 1 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65) further comprising a connection wire to be coupled electrically intermediate said resistor (Nakaie: column 1, lines 14-15) and said device under test.

Claim 5. A test circuit as set forth in Claim 4 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65) wherein said connection wire has a predetermined inductance (Nakaie: column 1, lines 14-15) per unit length.

Page 6

Application/Control Number: 09/886,081

Art Unit: 2123

Claim 7. A test circuit as set forth in Claim 1 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65) further comprising a decoupling resistor electrically connected to said first node (Nakaie: column 1, lines 14-15 with EIA: figure 1), said power source being adapted to connect to said resistor.

9. Claims 6, 8-23 are rejected under 35 U.S.C. 103 (a) as unpatentable by the Electronic Industries Association (EIA) JESD22-C101 Test Method (1995), in view of Nakaie et al., (U.S. Patent 5,740,007 (1998)) and in further view of Gieser (U.S. Patent 6,512,362 (2003)). The EIA standard teaches procedures for field-induced charged device model test method for electrostatic discharge to withstand thresholds of microelectronic components; but doesn't teach an examples. Nakaie et al teaches simulation of a charged device model (CDM), which simulates rapid discharges of electricity to check for static-electricity-induced or other damage to integrated circuits (column 1, lines 1-4), while Gieser teaches a method and a device wherein a high current pulse can be injected via a terminal into the device under test, where a substrate together with the reference electrode disposed on the actual circuit and determining the loading parameters, which a capacitor has a dielectric (abstract). At the time the invention, it would have been obvious to one of ordinary skill in the art to use Nakaie et al. to modify (EIA) to apply the standard to actual practice.

Claim 6. A test circuit as set forth in Claim 1(EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65) wherein said electrically conductive material is a

Art Unit: 2123

charge plate having a first surface, said (Gieser: column 5, lines 29-33) dielectric material being disposed on said first surface.

Claim 8. A CDM simulator for providing a rapid discharge of an electrical current transient to a device under test comprising (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65); an electrically conductive material having a dielectric layer coextensively disposed thereon, said layer being adapted to receive said device when said device is under test (Gieser: column 5, lines 29-33 with EIA: figure 1); a charge capacitor (Nakaie: column 1, lines 38-40); a normally open discharge switch electrically coupled in series between said electrically conductive material and said charge capacitor defining a first node between said charge capacitor and said discharge switch (Gieser: column 5, lines 29-33 with EIA: figure 1); a power source resistively connected to said first node to store a charge on said charge capacitor (EIA: PG. 1, section 5.2 with figure 1); and a resistor adapted to be: electrically connected in series between said charge capacitor and said device when said device is under test defining a second node between said resistor and said charge capacitor, said second node being normally grounded, whereby closing of said discharge switch subsequent to said charge being stored on said charge capacitor causes said current transient to be discharged through said device under test (EIA: PG. 1, section 5.2 with figure 1).

Art Unit: 2123

Claim 9. A CDM simulator as set forth in Claim 8 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65; Gieser: column 5, lines 29-33 with EIA: figure 1) wherein said discharge switch is a wet relay switch.

Claim 10. A CDM simulator as set forth in Claim 8 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65; Gieser: column 5, lines 29-33 with EIA: figure 1) wherein said discharge switch is a mercury switch (Nakaie: column 2, lines 9-11).

Claim 11. A CDM simulator as set forth in Claim 8 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65; Gieser: column 5, lines 29-33 with EIA: figure 1) further comprising a connection wire (Nakaie: column 1, lines 21-25) to be coupled electrically intermediate said resistor (Nakaie: column 1, line 15) and said device under test.

Claim 12. A CDM simulator as set forth in Claim 11(EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65; Gieser: column 5, lines 29-33 with EIA: figure 1) wherein said connection wire (Nakaie: column 1, lines 21-25) has a predetermined inductance (Nakaie: column 1, lines 14-15) per unit length.

Claim 13. A CDM simulator as set forth in Claim 8 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65; Gieser: column 5, lines 29-33 with EIA:

Art Unit: 2123

figure 1) wherein said electrically conductive material is a charge plate having a first surface, said dielectric material being disposed on said first surface.

Claim 14. A CDM simulator as set forth in Claim 8 (EIA: pg. 1, section 5 with figure 1; Nakaie: column 1, lines 38-40, lines 58-65; Gieser: column 5, lines 29-33 with EIA: figure 1) further comprising a decoupling resistor electrically (Nakaie: column 1, lines 14-15 with EIA: figure 1) connected between said power source and said first node.

Claim 15. A method for providing a rapid discharge of an electrical current transient to test in situ an electrical device comprising (EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15): spacing proximally said device from an electrically conductive material (Gieser: column 1, lines 49-52; and EIA: figure 1); connecting resistively said device to ground potential (EIA: pg. 1, section 5, with figure 1); and injecting an electrical charge into said electrically conductive material whereby said current transient is discharged through said device (Gieser: column 1, lines 12-15).

Claim 16. A method as set forth in Claim 15 (EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15) wherein said spacing includes placing a dielectric material intermediate said electrically conductive material and said device (Gieser: column 5, lines 29-35).

Art Unit: 2123

Claim 17. A method as set forth in Claim 15 (EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15; column 5, lines 29-35) wherein said injecting includes: charging a charge capacitor to store said charge thereon (Nakaie: column 1, lines 46-50. Note: the capacitor has to charge to discharge); switching said charge to electrically conductive material (EIA: pg. 1, section 5 with figure 1).

Claim 18. A method as set forth in Claim 15(EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15; column 5, lines 29-35) further comprising varying the inductance (Nakaie: column 2, lines 55-57) of a discharge path of said current transient.

Claim 19. A method as set forth in Claim 18(EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15; column 5, lines 29-35) wherein said varying includes electrically connecting variable lengths of a connection wire having a predetermined inductance per unit length(Nakaie: column 2, lines 55-57) in series between said device and ground potential (EIA: pg. 1, section 5 with figure 1; and Gieser: column 1, lines 58-67).

Claim 20. A method for providing a rapid discharge of an electrical current transient to test in situ an electrical device comprising (EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15): placing

Art Unit: 2123

a layer of a dielectric material on a first surface of a discharge plate of an electrically conductive material, said device being placed on said layer (Gieser: column 5, lines 27-35 with figure 1); connecting a resistor in series between said device and ground potential; connecting a normally open discharge switch and a charge capacitor in series between said resistor and said discharge plate wherein a first node is defined between said discharge switch and said discharge capacitor and a second node is defined between said resistor and discharge capacitor, said second node being coupled to ground potential; and storing a charge on said charge capacitor, whereby closing of said discharge switch injects said charge into said electrically conductive material whereby said current transient is discharged through said device (EIA: pg. 1, section 5 with figure 1; and Gieser: column 1, lines 58-67).

Claim 21. A method as set forth in Claim 20 (EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15) wherein said storing includes connecting a power source through a decoupling resistor to said first node when said discharge switch is open (EIA: pg. 1, section 5 with figure 1).

Claim 22. A method as set forth in Claim 20 (EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15) further comprising varying the inductance of a discharge (Nakaie: column 2, lines 55-57 with column 1, lines 58-67) path of said current transient.

Art Unit: 2123

Claim 23. A method as set forth in Claim 22 (EIA: pg. 1, section 2; Nakaie: column1 and 2, lines 1-20 and lines 14-15, respectively; and Gieser: column 1, lines 12-15) wherein said varying includes electrically connecting variable lengths of a connection wire having a predetermined inductance (Nakaie: column 1, lines 10-20; column 2, lines 56-57) per unit length in series between said device and said resistor.

Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mr. Tom Stevens whose telephone number is (703) 305-0365, Monday-Friday (8:00 am- 4:30 pm) or contact Supervisor Mr. Kevin Teska at (703) 305-9704. The fax number for the group is 703-872-9306.

Any inquires of general nature or relating to the status of this application should be directed to the Group receptionist whose phone number is (703) 305-3900.

October 5, 2004

THS